![]() ![]() ^ Unified shaders : texture mapping units : render output units.^ Single-precision performance is calculated from the base (or boost) core clock speed based on a FMA operation.L1 instruction cache associativity (ways) WBNOINVD, CLWB, RDPID, RDPRU, and MCOMMIT I386, i486, i586, CMOV, NOPL, i686, PAE, NX bit, CMPXCHG16B, AMD-V, RVI, ABM, and 64-bit LAHF/SAHFĪDX, SHA, RDSEED, SMAP, SMEP, XSAVEC, XSAVES, XRSTORS, CLFLUSHOPT, and CLZERO The following table shows features of AMD's APUs
0 Comments
Leave a Reply. |